All jobs
Sr. Engineer, Verifications
SiTime Corporation
Rijswijk · On-siteSenior (5–10 years)Full-timePosted 14 days ago
About the job
What you'll do
The Senior Verification Engineer will develop UVM-based verification environments and SV-RNM models for MEMS timing ICs. Responsibilities include defining verification plans, running simulations, debugging results, and collaborating with cross-functional teams for tape-out sign-off.
What they're looking for
Candidates must hold a degree in electrical or computer engineering with at least 5 to 8 years of relevant semiconductor verification experience. Proficiency in SystemVerilog, UVM, and scripting languages like Perl or Python is required, along with strong communication skills.
Full description