All jobs
ASIC Digital Verification, Sr Staff Engineer
Synopsys
Eindhoven · On-siteSenior (5–10 years)Full-timePosted 21 Jun 2026
About the job
What you'll do
You will design and execute verification strategies for complex security IP subsystems, including building UVM testbenches and formal verification flows. Additionally, you will collaborate with design teams to root-cause defects and ensure hardware-software integration across various platforms.
What they're looking for
Candidates must have a Bachelor's or Master's degree in Electrical Engineering or Computer Science with at least 6 years of hands-on verification experience. You are required to have deep expertise in SystemVerilog, UVM, and formal verification techniques, along with a proven track record in silicon tape-outs.
Full description